Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy
Jobs / Job page
Silicon bringup and validation engineer image - Rise Careers
Job details

Silicon bringup and validation engineer

The Silicon Bringup and Validation Engineer is responsible for bringing up and validating the SOC subsystems in Rivos SOC design. This role requires a deep understanding of state-of-art SOC design in various aspects from physical design, logic, performance, power, and software. We have positions open in key components of the design such as Power Management, DDR/HBM, PCIe, CPU, and data accelerator. The tasks include test generation, test infrastructure setup, bringup planning and execution, validation plan development and execution. At this time, we plan to staff the technical leads or senior technical staff positions.


Responsibilities
  • As a lead, you will lead an engineering team responsible for designing, implementing and executing a subsystem silicon bringup plans, including functional and performance tests, to validate the subsystem for the silicon product to meet the product requirements.
  • Collaborate with cross-functional teams including design, architecture, firmware, and software to ensure successful subsystem integration and validation.
  • Work with vendors and partners to ensure successful subsystem bringup and validation, including reviewing and providing feedback on vendor documentation, and coordinating with vendor support teams.
  • Debug and root-cause issues found during subsystem bringup and validation, and work with cross-functional teams to implement corrective actions.
  • Drive continuous improvement of subsystem bringup and validation processes and methodologies, including automation, tool development, and documentation.
  • Maintain up-to-date knowledge of the subsystem technology and industry trends.


Requirements
  • In-depth knowledge of architecture, microarchitecture, and software interface of the subsystem.
  • Experienced level knowledge C/C++ and Python.
  • Relevant knowledge of verification methodologies, Verilog simulation, waveform viewers, and emulation.
  • Experience in silicon debug for logic, software, and physical issues
  • Strong ability to triage issues and develop environment and tools.
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
  • Ability to work well in a team and be productive under aggressive schedules.


Education & Experience
  • PhD, Master’s Degree or Bachelor’s Degree with more than 5 years of experience in technical subject area.


Rivos Glassdoor Company Review
4.2 Glassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star icon Glassdoor star icon
Rivos DE&I Review
No rating Glassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star icon
CEO of Rivos
Rivos CEO photo
Puneet Kumar
Approve of CEO

Average salary estimate

$150000 / YEARLY (est.)
min
max
$120000K
$180000K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Similar Jobs
Photo of the Rise User
Rivos Hybrid Santa Clara, CA
Posted 16 hours ago
Photo of the Rise User
Browserbase Hybrid San Francisco
Posted 11 days ago
Photo of the Rise User
Posted 11 days ago
Photo of the Rise User
ITW Hybrid 180 State Rd E, Westminster, MA 01473, USA
Posted 12 days ago
Posted 6 days ago
MATCH
VIEW MATCH
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
No info
EMPLOYMENT TYPE
Full-time, on-site
DATE POSTED
November 23, 2024

Subscribe to Rise newsletter

Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!